

Ramin Bashizade – Curriculum Vitae

Sharif University of Technology, Azadi Ave.,
Tehran, Iran
P.O. Box: 11365-11155

Phone: +98-935-9757805

Email: rbashizade@ce.sharif.edu
ramin.bashizade@gmail.com

Research Interests	<ul style="list-style-type: none"> • Networks-on-Chip • Memory System and Cache Design for CMPs and GPUs 	
Education	<p>M.Sc. in Computer Architecture <i>Sharif University of Technology, Tehran, Iran</i> Thesis Title: A Fully-Pipelined Reconfigurable Router Microarchitecture for on-Chip Routers Under the supervision of Prof. Hamid Sarbazi-azad GPA: 17.09/20</p> <p>B.Sc. in Computer Engineering <i>Shahed University, Tehran, Iran</i> Thesis Title: A University Timetabling Program Using Local Search Algorithms Under the supervision of Prof. Maryam Hasanzadeh GPA: 16.31/20 (Last Year GPA: 18.33/20)</p>	<p>2011-2013</p> <p>2007-2011</p>
Awards and Honors	<ul style="list-style-type: none"> • Ranked 2nd in the first National Digital Design Contest – I was the head of <i>H.A.L. 9000</i> team (Implementing a Blokus Duo player on an FPGA board – Among 62 participating teams, and 6 finalists) • Ranked 2nd in the National PhD Entrance Exam - Computer Architecture (Among 605 examinees) • Ranked 25th in the National M.Sc. Entrance Exam - Computer Architecture (Among approximately 20,000 examinees – did not enroll) 	<p>2013</p> <p>2013</p> <p>2011</p>
Teaching Experience	<p>Digital Design Course Teaching Assistant (Under the supervision of Prof. Shaahin Hessabi), <i>Sharif University of Technology, Tehran, Iran</i></p> <p>Electrical Circuits Lab. Teaching Assistant (Under the supervision of Prof. Afshin Hemmatyar), <i>Sharif University of Technology, Tehran, Iran</i></p>	<p>Spring 2013</p> <p>Summer 2014</p>
Publications	<ul style="list-style-type: none"> • Sadrosadati M., Bashizade R., Shafiee A., Sarbazi-azad H., “A General Method to Improve Adaptivity of Turn Model Based Routing Algorithms in Mesh NoCs” (To Be Submitted to TVLSI) 	

	<ul style="list-style-type: none"> • Samavatian M.H., Arjomand M., Bashizade R., Sarbazi-azad H., “Architecting the Last-Level Cache for GPUs Using STT-RAM Technology” (Submitted to TODAES) • Bashizade R., Sarbazi-azad H., “Traffic-Aware Buffer Reconfiguration in on-Chip Networks”, <i>DAC 2015</i> (Submitted) • Bashizade R., Sarbazi-azad H., “P2R2: Parallel Pseudo-Round-Robin Arbiter for High-Performance Networks-on-Chip”, <i>INTEGRATION, the VLSI Journal</i> (Accepted, to Be Published) • Bashizade R., Hasanzadeh M., “Optimizing University Course Timetable Using Local Search Methods”, <i>Soft Computing Journal</i>, vol. 2, no. 1, pp. 24-31, Spring-Summer 2012, Kashan, Iran. (In Persian) 	
Employment	<ul style="list-style-type: none"> • Network Engineer – Part Time, <i>Darya Co., Tehran, Iran</i> Implementing a NAS System for Home and Small Office Applications • Software Engineer – Part Time, <i>Amin Software Co., Tehran, Iran</i> Working with MATLAB, MySQL and C++ Programming • Research Assistant, <i>Institute for Research in Fundamental Sciences (IPM), Tehran, Iran</i> Doing Research on NoCs and GPU Cache 	<p><i>Sept. 14’ – present</i></p> <p><i>Oct. 13’ - Aug. 14’</i></p> <p><i>Sept. 13’ – present</i></p>
Standard Tests	<p>TOEFL iBT: 101 (Reading: 26, Listening: 30, Speaking: 23, Writing: 22)</p> <p>GRE: Verbal Reasoning: 158, Quantitative Reasoning: 170, Analytical Writing: 4.0</p>	
Skills	<p>Programming Languages and HDLs: C/C++, C#, SQL, Verilog</p> <p>Tools: Synopsys Design Compiler, Synopsys SoC Encounter, ModelSim, MATLAB, ISIS Proteus, Xilinx ISE, Altera Quartus II, Synopsys TetraMAX, gem5 Full-System Simulator, GPGPU-Sim</p>	
References	<ul style="list-style-type: none"> • Hamid Sarbazi-azad Professor at Computer Engineering Dept. Sharif University of Technology, Tehran, Iran Email: azad@sharif.edu • Shaahin Hessabi Associate Professor at Computer Engineering Dept. Sharif University of Technology, Tehran, Iran Email: hessabi@sharif.edu • Maryam Hasanzade Assistant Professor at Engineering Dept. Shahed University, Tehran, Iran Email: hasanzadeh@shahed.ac.ir 	